luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

bitcell array passing

This commit is contained in:
Jesse Cirimelli-Low 2023-08-21 20:25:51 -07:00
parent f890160601
commit 5cf50b333a
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
technology/sky130/custom/sky130_bitcell_base_array.py
View File

@ -93,8 +93,8 @@ class sky130_bitcell_base_array(bitcell_base_array):
if "VGND" in inst.mod.pins:
self.copy_layout_pin(inst, "VGND", "gnd")
for row in range(self.pattern.row_max+1):
inst = self.all_inst[row,0]
for col in range(self.column_size):
inst = self.cell_inst[0,col]
pin = inst.get_pin("vpb")
self.objs.append(geometry.rectangle(layer["nwell"],
pin.ll(),