luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 10:15:46 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove unnecessary imports

Browse Source
This commit is contained in:
Eren Dogan
2023-08-02 21:28:21 -07:00
parent e1d0902680
commit 54fc34392d
3 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/rom_bank.py
-1
View File
@@ -14,7 +14,6 @@ from openram.base import rom_verilog
from openram import OPTS, print_time
from openram.sram_factory import factory
from openram.tech import drc, layer, parameter
from openram.router import router_tech
class rom_bank(design,rom_verilog):
compiler/modules/sram_1bank.py
-1
View File
@@ -14,7 +14,6 @@ from openram.base import channel_route
from openram.base import design
from openram.base import verilog
from openram.base import lef
from openram.router import router_tech
from openram.sram_factory import factory
from openram.tech import spice
from openram import OPTS, print_time