luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Replaced cacti tech params with already existing params. Added an existence check in design_rules.

Browse Source
This commit is contained in:
Hunter Nichols
2021-07-27 14:31:22 -07:00
parent 1e08005639
commit 54cbef1aff
4 changed files with 21 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/freepdk45/tech/tech.py
-2
View File
@@ -468,8 +468,6 @@ spice["c_fringe"] = 0 # F/um, not defined in this technology
spice["cpolywire"] = 0 # F/um, replicated from CACTI which is hardcoded to 0
spice["c_junc"] = 5e-16 #F/um^2
spice["c_junc_sw"] = 5e-16 #F/um
spice["w_poly_contact"] = 0.065 # um
spice["spacing_poly_to_poly"] = 0.14 # um
spice["wire_c_per_um"] = 0 # Temp value
###################################################
technology/scn4m_subm/tech/tech.py
-2
View File
@@ -415,8 +415,6 @@ spice["c_fringe"] = 0 # F/um, not defined in this technology
spice["cpolywire"] = 0 # F/um, replicated from CACTI which is hardcoded to 0
spice["c_junc"] = 9.276962e-16 #F/um^2
spice["c_junc_sw"] = 3.181055e-16 #F/um
spice["w_poly_contact"] = 2*_lambda_
spice["spacing_poly_to_poly"] = 3*_lambda_
spice["wire_c_per_um"] = 0 # Temp value
###################################################