luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update precharge cell for multiport. 

Comment out pbitcell tests.
Add bitcell_1rw_1r test.
Move bitcell horizontal routing to metal1.
Extend precharge height for stacking.
This commit is contained in:
Matt Guthaus 2018-11-07 14:46:51 -08:00
parent 2e5ae70391
commit 4e232c49ad
2 changed files with 31 additions and 33 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
compiler/pgates/precharge.py
View File

@ -170,7 +170,7 @@ class precharge(pgate.pgate):
well_type="n") well_type="n")
self.height = well_contact_pos.y + contact.well.height self.height = well_contact_pos.y + contact.well.height + self.m1_pitch
self.add_rect(layer="nwell", self.add_rect(layer="nwell",
offset=vector(0,0), offset=vector(0,0),
@ -182,19 +182,19 @@ class precharge(pgate.pgate):
"""Adds both bit-line and bit-line-bar to the module""" """Adds both bit-line and bit-line-bar to the module"""
# adds the BL on metal 2 # adds the BL on metal 2
offset = vector(self.bitcell.get_pin(self.bitcell_bl).cx(),0) - vector(0.5 * self.m2_width,0) offset = vector(self.bitcell.get_pin(self.bitcell_bl).cx(),0) - vector(0.5 * self.m2_width,0)
self.add_layout_pin(text="bl", self.bl_pin = self.add_layout_pin(text="bl",
layer="metal2", layer="metal2",
offset=offset, offset=offset,
width=drc("minwidth_metal2"), width=drc("minwidth_metal2"),
height=self.height) height=self.height)
# adds the BR on metal 2 # adds the BR on metal 2
offset = vector(self.bitcell.get_pin(self.bitcell_br).cx(),0) - vector(0.5 * self.m2_width,0) offset = vector(self.bitcell.get_pin(self.bitcell_br).cx(),0) - vector(0.5 * self.m2_width,0)
self.add_layout_pin(text="br", self.br_pin = self.add_layout_pin(text="br",
layer="metal2", layer="metal2",
offset=offset, offset=offset,
width=drc("minwidth_metal2"), width=drc("minwidth_metal2"),
height=self.height) height=self.height)
def connect_to_bitlines(self): def connect_to_bitlines(self):
self.add_bitline_contacts() self.add_bitline_contacts()
@ -208,29 +208,23 @@ class precharge(pgate.pgate):
"""Adds contacts/via from metal1 to metal2 for bit-lines""" """Adds contacts/via from metal1 to metal2 for bit-lines"""
stack=("metal1", "via1", "metal2") stack=("metal1", "via1", "metal2")
pos = self.lower_pmos_inst.get_pin("S").center() upper_y = self.upper_pmos1_inst.get_pin("S").cy()
lower_y = self.lower_pmos_inst.get_pin("S").cy()
self.add_contact_center(layers=stack, self.add_contact_center(layers=stack,
offset=pos) offset = vector(self.bl_pin.cx(), upper_y))
pos = self.lower_pmos_inst.get_pin("D").center()
self.add_contact_center(layers=stack, self.add_contact_center(layers=stack,
offset=pos) offset = vector(self.br_pin.cx(), upper_y))
pos = self.upper_pmos1_inst.get_pin("S").center()
self.add_contact_center(layers=stack, self.add_contact_center(layers=stack,
offset=pos) offset = vector(self.bl_pin.cx(), lower_y))
pos = self.upper_pmos2_inst.get_pin("D").center()
self.add_contact_center(layers=stack, self.add_contact_center(layers=stack,
offset=pos) offset = vector(self.br_pin.cx(), lower_y))
def connect_pmos(self, pmos_pin, bit_pin): def connect_pmos(self, pmos_pin, bit_pin):
""" Connect pmos pin to bitline pin """ """ Connect pmos pin to bitline pin """
ll_pos = vector(min(pmos_pin.lx(),bit_pin.lx()), pmos_pin.by()) left_pos = vector(min(pmos_pin.cx(),bit_pin.cx()), pmos_pin.cy())
ur_pos = vector(max(pmos_pin.rx(),bit_pin.rx()), pmos_pin.uy()) right_pos = vector(max(pmos_pin.cx(),bit_pin.cx()), pmos_pin.cy())
width = ur_pos.x-ll_pos.x self.add_path("metal1", [ left_pos, right_pos] )
height = ur_pos.y-ll_pos.y
self.add_rect(layer="metal2",
offset=ll_pos,
width=width,
height=height)

16
compiler/tests/08_precharge_array_test.py
View File

@ -24,18 +24,22 @@ class precharge_test(openram_test):
self.local_check(pc) self.local_check(pc)
# check precharge array in multi-port # check precharge array in multi-port
OPTS.bitcell = "pbitcell" OPTS.bitcell = "bitcell_1rw_1r"
OPTS.num_rw_ports = 1 OPTS.num_rw_ports = 1
OPTS.num_r_ports = 1 OPTS.num_r_ports = 1
OPTS.num_w_ports = 1 OPTS.num_w_ports = 0
debug.info(2, "Checking 3 column precharge array for pbitcell (innermost connections)") debug.info(2, "Checking 3 column precharge array for 1RW/1R bitcell")
pc = precharge_array.precharge_array(columns=3, bitcell_bl="bl0", bitcell_br="br0") pc = precharge_array.precharge_array(columns=3, bitcell_bl="bl0", bitcell_br="br0")
self.local_check(pc) self.local_check(pc)
debug.info(2, "Checking 3 column precharge array for pbitcell (outermost connections)") # debug.info(2, "Checking 3 column precharge array for pbitcell (innermost connections)")
pc = precharge_array.precharge_array(columns=3, bitcell_bl="bl2", bitcell_br="br2") # pc = precharge_array.precharge_array(columns=3, bitcell_bl="bl0", bitcell_br="br0")
self.local_check(pc) # self.local_check(pc)
# debug.info(2, "Checking 3 column precharge array for pbitcell (outermost connections)")
# pc = precharge_array.precharge_array(columns=3, bitcell_bl="bl2", bitcell_br="br2")
# self.local_check(pc)
globals.end_openram() globals.end_openram()