luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 16:51:40 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix s_en in stim

Browse Source
This commit is contained in:
jcirimel
2020-01-16 12:16:49 -08:00
parent 075bf0d841
commit 364842569a
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/sram/sram_1bank.py
+1 -1
View File
@@ -480,7 +480,7 @@ class sram_1bank(sram_base):
debug.error("Signal={} not contained in control logic connections={}"\
.format(sen_name, control_conns))
if sen_name in self.pins:
debug.error("Internal signal={} contained in port list. Name defined by the parent.")
debug.error("Internal signal={} contained in port list. Name defined by the parent.")
return "X{}.{}".format(sram_name, sen_name)
def get_cell_name(self, inst_name, row, col):