luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:27:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

netlist_only done

Browse Source
This commit is contained in:
jcirimel
2020-02-09 23:51:01 -08:00
parent 7038fad930
commit 27eced1fbe
3 changed files with 11 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic.py
+6 -2
View File
@@ -7,7 +7,7 @@
#
from math import log
import design
from tech import drc, parameter
from tech import drc, parameter, module_properties
import debug
import contact
from sram_factory import factory
@@ -742,7 +742,11 @@ class control_logic(design.design):
def create_dffs(self):
self.ctrl_dff_inst=self.add_inst(name="ctrl_dffs",
mod=self.ctrl_dff_array)
self.connect_inst(self.input_list + self.dff_output_list + ["clk_buf"] + self.supply_list)
inst_pins = self.input_list + self.dff_output_list + ["clk_buf"] + self.supply_list
if module_properties.dff_buff_array.add_body_contacts:
inst_pins.append("vpb")
inst_pins.append("vnb")
self.connect_inst(inst_pins)
def place_dffs(self):
self.ctrl_dff_inst.place(vector(0,0))