luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

don't double count spare col

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2021-05-04 01:52:51 -07:00
parent d0e9de1f13
commit 1b53d12df2
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bank.py
+2 -1
View File
@@ -388,7 +388,8 @@ class bank(design.design):
cols=self.num_cols + self.num_spare_cols,
rows=self.num_rows)
self.add_mod(self.bitcell_array)
self.num_spare_cols += (self.bitcell_array.column_size % (self.word_size *self.words_per_row))
if self.num_spare_cols == 0:
self.num_spare_cols = (self.bitcell_array.column_size % (self.word_size *self.words_per_row))
self.port_address = []
for port in self.all_ports: