luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-05 01:01:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

syncronize bitline naming convention betwen bitcell and pbitcell

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2020-01-27 11:50:43 +00:00
parent d42cd9a281
commit 1a97dfc63e
4 changed files with 34 additions and 27 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+4 -4
View File
@@ -417,11 +417,11 @@ def correct_port(name, output_file_name, ref_file_name):
for bank in range(OPTS.num_banks):
for row in range(OPTS.num_words):
for col in range(OPTS.word_size):
bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank, row,col)
bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank, row,col)
bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank, row, col)
bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank, row, col)
for col in range(OPTS.word_size):
bitcell_list += "bl{0}_{2} ".format(bank, row,col)
bitcell_list += "br{0}_{2} ".format(bank, row,col)
bitcell_list += "bl{0}_{2} ".format(bank, row, col)
bitcell_list += "br{0}_{2} ".format(bank, row, col)
bitcell_list += "\n"
control_list = "+ "