luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 00:40:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

update stim for large pex layouts

Browse Source
This commit is contained in:
jcirimel
2020-05-04 03:05:33 -07:00
parent 89688f8ea9
commit 0f9e38881c
3 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/magic.py
+3 -3
View File
@@ -415,11 +415,11 @@ def correct_port(name, output_file_name, ref_file_name):
bitcell_list = "+ "
for bank in range(OPTS.num_banks):
for row in range(OPTS.num_words):
for col in range(OPTS.word_size):
for row in range(int(OPTS.num_words / OPTS.words_per_row)):
for col in range(int(OPTS.word_size * OPTS.words_per_row)):
bitcell_list += "bitcell_Q_b{0}_r{1}_c{2} ".format(bank, row, col)
bitcell_list += "bitcell_Q_bar_b{0}_r{1}_c{2} ".format(bank, row, col)
for col in range(OPTS.word_size):
for col in range(OPTS.word_size * OPTS.words_per_row):
for port in range(OPTS.num_r_ports + OPTS.num_w_ports + OPTS.num_rw_ports):
bitcell_list += "bl{0}_{2} ".format(bank, row, col)
bitcell_list += "br{0}_{2} ".format(bank, row, col)