luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

RBL width is max of delay chain or bitcell load.

Browse Source
This commit is contained in:
Matt Guthaus
2018-03-05 10:23:13 -08:00
parent 98fb1173df
commit 0c203c1c7e
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/replica_bitline.py
+2 -1
View File
@@ -70,7 +70,8 @@ class replica_bitline(design.design):
self.rbl_offset = self.bitcell_offset
self.height = self.rbl_offset.y + self.rbl.height + self.m2_pitch
self.height = max(self.rbl_offset.y + self.rbl.height + self.m2_pitch,
self.delay_chain_offset.y + self.delay_chain.width + self.m2_pitch)
self.width = self.rbl_offset.x + self.bitcell.width