mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-04 08:44:12 +02:00
update pex to work with dev changes
This commit is contained in:
@@ -464,7 +464,7 @@ def correct_port(name, output_file_name, ref_file_name):
|
||||
|
||||
control_list = "+ "
|
||||
for bank in range(OPTS.num_banks):
|
||||
control_list += "s_en{0}".format(bank)
|
||||
control_list += "bank_{}/s_en0".format(bank)
|
||||
control_list += '\n'
|
||||
|
||||
part2 = bitcell_list + control_list + part2
|
||||
|
||||
Reference in New Issue
Block a user