luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Limit sizes for dff_buf too. Add comments about restriction.

This commit is contained in:
Matt Guthaus 2018-07-27 08:17:50 -07:00
parent b541efe959
commit 01cbc71a2a
2 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/modules/dff_buf.py
View File

@ -20,6 +20,12 @@ class dff_buf(design.design):
design.design.__init__(self, name) design.design.__init__(self, name)
debug.info(1, "Creating {}".format(self.name)) debug.info(1, "Creating {}".format(self.name))
# This is specifically for SCMOS where the DFF vdd/gnd rails are more than min width.
# This causes a DRC in the pinv which assumes min width rails. This ensures the output
# contact does not violate spacing to the rail in the NMOS.
debug.check(inv1_size>=2, "Inverter must be greater than two for rail spacing DRC rules.")
debug.check(inv2_size>=2, "Inverter must be greater than two for rail spacing DRC rules.")
from importlib import reload from importlib import reload
c = reload(__import__(OPTS.dff)) c = reload(__import__(OPTS.dff))
self.mod_dff = getattr(c, OPTS.dff) self.mod_dff = getattr(c, OPTS.dff)

7
compiler/modules/dff_inv.py
View File

@ -19,13 +19,16 @@ class dff_inv(design.design):
design.design.__init__(self, name) design.design.__init__(self, name)
debug.info(1, "Creating {}".format(self.name)) debug.info(1, "Creating {}".format(self.name))
# This is specifically for SCMOS where the DFF vdd/gnd rails are more than min width.
# This causes a DRC in the pinv which assumes min width rails. This ensures the output
# contact does not violate spacing to the rail in the NMOS.
debug.check(inv_size>=2, "Inverter must be greater than two for rail spacing DRC rules.")
from importlib import reload from importlib import reload
c = reload(__import__(OPTS.dff)) c = reload(__import__(OPTS.dff))
self.mod_dff = getattr(c, OPTS.dff) self.mod_dff = getattr(c, OPTS.dff)
self.dff = self.mod_dff("dff") self.dff = self.mod_dff("dff")
self.add_mod(self.dff) self.add_mod(self.dff)
debug.check(inv_size>=2, "Inverter must be greater than two for rail spacing DRC rules.")
self.inv1 = pinv(size=inv_size,height=self.dff.height) self.inv1 = pinv(size=inv_size,height=self.dff.height)
self.add_mod(self.inv1) self.add_mod(self.inv1)