mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
Fix power ring routing boundary bug.
This commit is contained in:
@@ -78,7 +78,7 @@ class wordline_driver_array(design.design):
|
||||
"""
|
||||
|
||||
# Experiment with power straps
|
||||
if OPTS.experimental_power:
|
||||
if OPTS.tech_name=="sky130" or OPTS.experimental_power:
|
||||
if layer_props.wordline_driver.vertical_supply:
|
||||
self.route_vertical_pins("vdd", insts=self.wld_inst)
|
||||
self.route_vertical_pins("gnd", insts=self.wld_inst)
|
||||
|
||||
Reference in New Issue
Block a user