luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenRAM/technology/freepdk45/sp_lib/cell_6t.sp

16 lines
357 B
SourcePawn
Raw Normal View History

RELEASE 1.0
2016-11-08 18:57:35 +01:00
.SUBCKT cell_6t bl br wl vdd gnd
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 19:59:08 +01:00
* Inverter 1
update freepdk bitcell for pex
2020-08-18 02:47:43 +02:00
MM0 Q_bar Q gnd gnd NMOS_VTG W=205.00n L=50n
MM4 Q_bar Q vdd vdd PMOS_VTG W=90n L=50n
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 19:59:08 +01:00
* Inverer 2
change Qbar to Q_bar in freepdk45 bitcells
2020-08-05 00:21:54 +02:00
MM1 Q Q_bar gnd gnd NMOS_VTG W=205.00n L=50n
MM5 Q Q_bar vdd vdd PMOS_VTG W=90n L=50n
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 19:59:08 +01:00
* Access transistors
Change internal nets of 6T cell and write driver to have useful names for debugging.
2018-07-26 20:26:47 +02:00
MM3 bl wl Q gnd NMOS_VTG W=135.00n L=50n
change Qbar to Q_bar in freepdk45 bitcells
2020-08-05 00:21:54 +02:00
MM2 br wl Q_bar gnd NMOS_VTG W=135.00n L=50n
RELEASE 1.0
2016-11-08 18:57:35 +01:00
.ENDS cell_6t