mirror of https://github.com/VLSIDA/OpenRAM.git
update freepdk bitcell for pex
This commit is contained in:
parent
19f4e30989
commit
35eac54c0d
|
|
@ -1,8 +1,8 @@
|
|||
|
||||
.SUBCKT cell_6t bl br wl vdd gnd
|
||||
* Inverter 1
|
||||
MM0 Qbar Q gnd gnd NMOS_VTG W=205.00n L=50n
|
||||
MM4 Qbar Q vdd vdd PMOS_VTG W=90n L=50n
|
||||
MM0 Q_bar Q gnd gnd NMOS_VTG W=205.00n L=50n
|
||||
MM4 Q_bar Q vdd vdd PMOS_VTG W=90n L=50n
|
||||
|
||||
* Inverer 2
|
||||
MM1 Q Q_bar gnd gnd NMOS_VTG W=205.00n L=50n
|
||||
|
|
|
|||
Loading…
Reference in New Issue