OpenRAM/compiler/tests/14_replica_bitcell_array_te...

39 lines
1.0 KiB
Python
Raw Normal View History

2019-06-14 23:38:55 +02:00
#!/usr/bin/env python3
# See LICENSE for licensing information.
#
2021-01-22 20:23:28 +01:00
# Copyright (c) 2016-2021 Regents of the University of California
2019-06-14 23:38:55 +02:00
# All rights reserved.
#
import unittest
from testutils import *
import sys, os
2019-06-14 23:38:55 +02:00
import globals
from globals import OPTS
from sram_factory import factory
import debug
2019-06-20 01:03:21 +02:00
class replica_bitcell_array_test(openram_test):
2019-06-14 23:38:55 +02:00
def runTest(self):
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
globals.init_openram(config_file)
2019-06-14 23:38:55 +02:00
2020-06-05 18:57:16 +02:00
OPTS.num_rw_ports = 1
OPTS.num_r_ports = 0
OPTS.num_w_ports = 0
factory.reset()
debug.info(2, "Testing 4x4 array for bitcell")
a = factory.create(module_type="replica_bitcell_array", cols=7, rows=5, rbl=[1, 0])
2019-06-14 23:38:55 +02:00
self.local_check(a)
2020-11-03 15:29:17 +01:00
2019-06-14 23:38:55 +02:00
globals.end_openram()
# run the test from the command line
if __name__ == "__main__":
(OPTS, args) = globals.parse_args()
del sys.argv[1:]
header(__file__, OPTS.tech_name)
unittest.main(testRunner=debugTestRunner())