OpenRAM/compiler/tests/50_riscv_1rw1r_func_test.py

66 lines
2.3 KiB
Python
Raw Normal View History

2020-06-26 00:34:18 +02:00
#!/usr/bin/env python3
# See LICENSE for licensing information.
#
# Copyright (c) 2016-2022 Regents of the University of California and The Board
2020-06-26 00:34:18 +02:00
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
2022-11-27 22:01:20 +01:00
import sys, os
2020-06-26 00:34:18 +02:00
import unittest
from testutils import *
2022-11-27 22:01:20 +01:00
import openram
from openram import debug
from openram.sram_factory import factory
from openram import OPTS
2020-06-26 00:34:18 +02:00
2020-10-02 22:33:58 +02:00
2021-07-02 01:38:39 +02:00
@unittest.skip("SKIPPING 50_riscv_func_test")
2020-06-26 02:43:17 +02:00
class riscv_func_test(openram_test):
2020-06-26 00:34:18 +02:00
def runTest(self):
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
2022-11-27 22:01:20 +01:00
openram.init_openram(config_file, is_unit_test=True)
2020-09-30 17:50:58 +02:00
OPTS.analytical_delay = False
OPTS.netlist_only = True
2021-07-01 21:50:20 +02:00
OPTS.trim_netlist = False
2020-09-30 21:39:40 +02:00
OPTS.num_rw_ports = 1
OPTS.num_w_ports = 0
OPTS.num_r_ports = 1
2022-11-27 22:01:20 +01:00
openram.setup_bitcell()
2020-11-03 15:29:17 +01:00
2020-06-26 00:34:18 +02:00
# This is a hack to reload the characterizer __init__ with the spice version
from importlib import reload
2022-11-27 22:01:20 +01:00
from openram import characterizer
2020-06-26 00:34:18 +02:00
reload(characterizer)
2022-11-27 22:01:20 +01:00
from openram.characterizer import functional
from openram.modules import sram_config
2020-06-26 00:34:18 +02:00
c = sram_config(word_size=32,
write_size=8,
2021-06-17 04:13:50 +02:00
num_words=32,
2020-06-26 00:34:18 +02:00
num_banks=1)
c.words_per_row=1
c.recompute_sizes()
debug.info(1, "Functional test RISC-V memory"
"{} bit words, {} words, {} words per row, {} banks".format(c.word_size,
c.num_words,
c.words_per_row,
c.num_banks))
s = factory.create(module_type="sram", sram_config=c)
corner = (OPTS.process_corners[0], OPTS.supply_voltages[0], OPTS.temperatures[0])
2021-07-01 21:50:20 +02:00
f = functional(s.s, corner=corner, cycles=25)
2020-06-26 00:34:18 +02:00
(fail, error) = f.run()
2020-10-02 22:33:58 +02:00
self.assertTrue(fail, error)
2020-11-03 15:29:17 +01:00
2022-11-27 22:01:20 +01:00
openram.end_openram()
2020-11-03 15:29:17 +01:00
2020-06-26 00:34:18 +02:00
# instantiate a copy of the class to actually run the test
if __name__ == "__main__":
2022-11-27 22:01:20 +01:00
(OPTS, args) = openram.parse_args()
2020-06-26 00:34:18 +02:00
del sys.argv[1:]
header(__file__, OPTS.tech_name)
unittest.main(testRunner=debugTestRunner())