• Joined on 2024-06-02
luke synced and deleted reference refs/tags/refs/pull/527/merge at luke/openFPGALoader from mirror 2025-03-08 13:52:05 +01:00
luke synced commits to gh-pages at luke/openFPGALoader from mirror 2025-03-08 13:52:05 +01:00
c6a7cbe17d update b9c2ab5cdcfed2c7f61b254370c7203b62621696
luke synced commits to master at luke/openFPGALoader from mirror 2025-03-08 13:52:05 +01:00
b9c2ab5cdc Merge pull request #527 from mc-requtech/musl-build-fix
6dbde4c368 gowin: Fix compilation on musl
Compare 2 commits »
luke synced commits to refs/pull/4827/merge at luke/yosys from mirror 2025-03-08 13:42:14 +01:00
041b418a3a Merge 9a112043294ddca6f0b09892def8db59d277d147 into 9f7cdd4bd4f39665229f12bc79881c8564509517
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
2893938355 Removed SystemVerilog module end label
7647eb70a6 removed commented out code
2d11c5e2f8 removed comment
Compare 9 commits »
luke synced commits to refs/pull/4838/merge at luke/yosys from mirror 2025-03-08 13:42:14 +01:00
fd6b6d7f07 Merge 831f8576816a01b18b2efee1ba2788e3352d68ad into 9f7cdd4bd4f39665229f12bc79881c8564509517
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
2893938355 Removed SystemVerilog module end label
7647eb70a6 removed commented out code
2d11c5e2f8 removed comment
Compare 9 commits »
luke synced commits to refs/pull/4884/merge at luke/yosys from mirror 2025-03-08 13:42:14 +01:00
ac033daa94 Merge c9785584da449b55e3e0117bf178a58e237f09ef into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 3 commits »
luke synced commits to refs/pull/4926/merge at luke/yosys from mirror 2025-03-08 13:42:14 +01:00
512bfa2eb3 Merge 98eefc5d1adcf6aec1dce8877c2f4f0780fa085b into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 3 commits »
luke synced commits to refs/pull/4928/merge at luke/yosys from mirror 2025-03-08 13:42:14 +01:00
1ad1d7c099 Merge 0f5a41a9da03aeb5c152a90b693a3bb963e61b5b into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 3 commits »
luke synced and deleted reference refs/tags/refs/pull/4895/merge at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
luke synced commits to main at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 2 commits »
luke synced commits to refs/pull/2331/merge at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
edeab2c20f Merge df390a1ceb08c871bd1651edc5bd962c20802355 into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
176131b50e Merge pull request #4855 from YosysHQ/contributing_md
39aacc95df Merge pull request #4907 from YosysHQ/emil/fix-clear-preset-latch
Compare 65 commits »
luke synced commits to refs/pull/4201/merge at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
554f2d2020 Merge ef9772bd8d4186071cf1d500541a74fecb51ec1d into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 3 commits »
luke synced commits to refs/pull/4677/merge at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
a6eb158f4d Merge 57ca09ee05ab242f0c94f3f95de5525c2f82145f into 8bb24badf2e1276f2379e23b98f58ab189858376
8bb24badf2 Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop
01d2bfcf00 share: fix infinite loop in find_terminal_bits on $mux loop
Compare 3 commits »
luke synced commits to refs/pull/4796/merge at luke/yosys from mirror 2025-03-08 13:42:13 +01:00
9b7efbf406 Merge ebc6b97ed097f3b6f1c53878e0746029f3998c80 into 9f7cdd4bd4f39665229f12bc79881c8564509517
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
2893938355 Removed SystemVerilog module end label
7647eb70a6 removed commented out code
2d11c5e2f8 removed comment
Compare 9 commits »
luke synced commits to refs/pull/5799/merge at luke/verilator from mirror 2025-03-08 13:42:07 +01:00
56e17e613e Merge 9bce7f146065bf78c2a127538ac2e9a94322e75a into 10a77a17a903ca6ebef79d4e1b746d0ae4e76719
10a77a17a9 Commentary (#5840)
a62f7fe4ae Commentary: Changes update
9b4509f7d9 Add `--trace-saif` for SAIF power traces (#5812)
96bffd49aa Fix invalidating variable caches in SenExprBulider (#5834) (#5835)
Compare 5 commits »
luke synced commits to refs/pull/5807/merge at luke/verilator from mirror 2025-03-08 13:42:07 +01:00
46483cd19e Merge 50f12242151c54a5082adc6963e5a3225cddd7cb into 10a77a17a903ca6ebef79d4e1b746d0ae4e76719
10a77a17a9 Commentary (#5840)
Compare 2 commits »
luke synced commits to master at luke/verilator from mirror 2025-03-08 13:42:06 +01:00
10a77a17a9 Commentary (#5840)
luke synced commits to refs/pull/5616/merge at luke/verilator from mirror 2025-03-08 13:42:06 +01:00
05696092ac Merge 7209c8bd6d7d7a4670cea4ae134be06eb26f61a6 into 10a77a17a903ca6ebef79d4e1b746d0ae4e76719
10a77a17a9 Commentary (#5840)
Compare 2 commits »
luke synced commits to refs/pull/4930/merge at luke/yosys from mirror 2025-03-08 05:32:09 +01:00
e03b43b3b9 Merge 913ac04764dfdeebc9f965e4cae889098062faf6 into 9f7cdd4bd4f39665229f12bc79881c8564509517
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
2893938355 Removed SystemVerilog module end label
7647eb70a6 removed commented out code
2d11c5e2f8 removed comment
Compare 9 commits »
luke synced commits to refs/pull/4931/merge at luke/yosys from mirror 2025-03-08 05:32:09 +01:00
3238ce0b36 Merge 557047fe1eda02d1c0bc34478a7bbfb4cebc1fc4 into 9f7cdd4bd4f39665229f12bc79881c8564509517
9f7cdd4bd4 Merge pull request #4262 from RoaLogic/master
2893938355 Removed SystemVerilog module end label
7647eb70a6 removed commented out code
2d11c5e2f8 removed comment
Compare 9 commits »