mirror of https://github.com/YosysHQ/yosys.git
Updated FPGA family feature matrix (markdown)
parent
d2a5466ad5
commit
f8af61e805
|
|
@ -20,3 +20,7 @@ The table on this page aims to keep track of which FPGA primitives are supported
|
|||
| ├ Local | ✔️ |
|
||||
| ├ Global | ✔️ |
|
||||
| └ Long wires | ❌ |
|
||||
| Timing | ✔️ |
|
||||
| ├ Logic | ✔️ |
|
||||
| ├ Routing | ✔️ |
|
||||
| └ IO buffer | ✔️ |
|
||||
Loading…
Reference in New Issue