luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Note that this page is WIP

Aleks-Daniel Jakimenko-Aleksejev 2016-11-06 16:25:17 +02:00
parent d8dffc8c81
commit e17e8807db
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Migrating-from-Vivado.md

@ -1,3 +1,5 @@
**This page is WIP.**
At this point it is not possible to work with Xilinx FPGAs by using only free software. If you are looking for a full free software toolchain for working with FPGAs, see [Project IceStorm](http://www.clifford.at/icestorm/).
That being said, most of your workflow can still be done using Yosys, Icarus Verilog and other free software tools. You will have to use Vivado for place&route, bitstream generation and writing your bit file onto your device. However, all these can be done by using tcl scripts, meaning that you will not have to open Vivado GUI at all.