luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updated FPGA family feature matrix (markdown)

gatecat 2021-11-08 15:22:12 +00:00
parent 4bdab1833c
commit 8dee0d86a0
1 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
FPGA-family-feature-matrix.md

@ -4,26 +4,26 @@ There is a growing number of FPGA families that have support in the open source
The table on this page aims to keep track of which FPGA primitives are supported by which project.
| FPGA Family | Gowin LittleBee | MachXO2 |
|----------------|-----------------|-----------------|
| Project | Apicula |Facade/Trellis |
| Logic Slice | ✔️ |✔️ |
| ├ LUTRAM | ❌ |❌ |
| └ ALU | ✔️ |❌ |
| IO buffer | ✔️ |✔️ |
| ├ IO standards | ✔️ |⚠️ |
| └ DDR/SERDES | ❌ |❌ |
| Block RAM | ❌ |❌ |
| DSP | ❌ |❌ |
| PLL | ❌ |❌ |
| Routing | ✔️ |✔️ |
| ├ Local | ✔️ |✔️ |
| ├ Global | ✔️ |🚧 |
| └ Long wires | ❌ |❌ (N/A) |
| Timing | ✔️ |❌ |
| ├ Logic | ✔️ |❌ |
| ├ Routing | ✔️ |❌ |
| └ IO buffer | ✔️ |❌ |
| FPGA Family | Gowin LittleBee | MachXO2 | Lattice ECP5 |
|----------------|-----------------|----------------|-----------------|
| Project | Apicula |Facade/Trellis | Trellis |
| Logic Slice | ✔️ |✔️ |✔️ |
| ├ LUTRAM | ❌ |❌ |✔️ |
| └ ALU | ✔️ |❌ |✔️ |
| IO buffer | ✔️ |✔️ |✔️ |
| ├ IO standards | ✔️ |⚠️ |✔️ |
| └ DDR/SERDES | ❌ |❌ |✔️ |
| Block RAM | ❌ |❌ |✔️ |
| DSP | ❌ |❌ |✔️ |
| PLL | ❌ |❌ |✔️ |
| Routing | ✔️ |✔️ |✔️ |
| ├ Local | ✔️ |✔️ |✔️ |
| ├ Global | ✔️ |🚧 |✔️ |
| └ Long wires | ❌ |❌ (N/A) |❌ (N/A) |
| Timing | ✔️ |❌ |✔️ |
| ├ Logic | ✔️ |❌ |✔️ |
| ├ Routing | ✔️ |❌ |✔️ |
| └ IO buffer | ✔️ |❌ |🚧 |
| symbol | meaning |
|--------|--------------------------------------|