Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 11:07:41 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
v0.49
yosys/backends
T
History
N. Engelhardt 77b28442a5 emit $scopeinfo cells by default
2025-01-08 14:47:46 +01:00
..
aiger
write_xaiger: Get by without endianness helpers
2024-09-03 08:59:09 +02:00
aiger2
abc_new: Fix PI confusion in whitebox model export
2024-12-10 14:27:29 +01:00
blif
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
btor
Merge pull request #4645 from georgerennie/george/btor_undef_array_init
2024-11-11 16:18:57 +01:00
cxxrtl
hashlib: redo interface for flexibility
2024-12-18 14:49:25 +01:00
edif
Reduce comparisons of size_t and int
2024-11-29 12:53:29 +13:00
firrtl
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
functional
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
intersynth
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
jny
chore: fix master branch refs
2024-03-24 00:41:54 -04:00
json
emit $scopeinfo cells by default
2025-01-08 14:47:46 +01:00
rtlil
Remove references to ilang
2024-11-05 12:36:31 +13:00
simplec
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
smt2
yosys-smtbmc: add cvc5 to help text.
2024-12-25 04:59:02 +00:00
smv
Remove references to ilang
2024-11-05 12:36:31 +13:00
spice
Ignore $scopeinfo in write_spice
2024-02-06 17:51:29 +01:00
table
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
verilog
write_verilog: Use assign for $buf
2024-12-05 18:28:23 +01:00
Powered by Gitea Version: 1.27.2 Page: 1826ms Template: 88ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API