mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 01:53:53 +02:00
abc_new: Fix PI confusion in whitebox model export
This commit is contained in:
@@ -1102,7 +1102,7 @@ struct XAigerWriter : AigerWriter {
|
||||
holes_module->ports.push_back(w->name);
|
||||
holes_pis.push_back(w);
|
||||
}
|
||||
in_conn.append(holes_pis[i]);
|
||||
in_conn.append(holes_pis[holes_pi_idx]);
|
||||
holes_pi_idx++;
|
||||
}
|
||||
holes_wb->setPort(port_id, in_conn);
|
||||
|
||||
Reference in New Issue
Block a user