yosys/techlibs/intel at ff785cdb46d6b1ddc19d5acc21b4d1236b3adf3f - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 10:15:10 +02:00

Files

T

History

Marcelina Kościelnicka aee439360b Add force_downto and force_upto wire attributes.

Fixes #2058.

2020-05-19 01:42:40 +02:00

..

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

intel: Map M9K BRAM only on families that have it

2019-07-23 18:11:11 +01:00

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

Makefile.inc

synth_intel_alm: alternative synthesis for Intel FPGAs

2020-04-15 11:40:41 +02:00

synth_intel.cc

Get rid of dffsr2dff.

2020-04-15 16:22:37 +02:00