mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-02 11:07:41 +02:00
Martin Povišer
030d639201
Processes can contain `MemWriteAction` entries which are invisible to most passes operating on memories but which will be lowered to write ports later on by `proc_memwr`. For that reason we can get corrupted RTLIL if we sequence the memory passes before `proc`. Address that by making the affected memory passes ignore modules with processes.