mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-04 11:29:42 +02:00
8 lines
151 B
Verilog
8 lines
151 B
Verilog
module string_format_top;
|
|
parameter STR = "something interesting";
|
|
initial begin
|
|
$display("A: %s", STR);
|
|
$display("B: %0s", STR);
|
|
end
|
|
endmodule
|