yosys/tests/sat/sizebits.ys at d59da5a4e4d53813900fbd8327360bf8ef9bbd1d - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00

Files

T

Clifford Wolf dbfd8460a9 Allow $size and $bits in verilog mode, actually check test case

2017-09-29 11:56:43 +02:00

3 lines

62 B

Plaintext

Raw Blame History

	`read_verilog -sv sizebits.sv`
	`prep; sat -verify -prove-asserts`