mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 19:36:55 +02:00
4 lines
31 B
Verilog
4 lines
31 B
Verilog
module a;
|
|
wire [3]x;
|
|
endmodule
|