luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b24fcf85664d107c0330b304883aa6f60719c8a1
yosys/techlibs/intel
T
History
Emil J. Tywoniak 8917baea67 Revert "intel: register bram celltypes" 
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-09-17 15:43:55 +02:00
..
common
End of file fix
2026-06-23 07:23:41 +02:00
cyclone10lp
End of file fix
2026-06-23 07:23:41 +02:00
cycloneiv
End of file fix
2026-06-23 07:23:41 +02:00
cycloneive
End of file fix
2026-06-23 07:23:41 +02:00
max10
End of file fix
2026-06-23 07:23:41 +02:00
CMakeLists.txt
CMake: add missing dependency edges for synth_* passes.
2026-08-06 14:48:56 +00:00
synth_intel.cc
Revert "intel: register bram celltypes"
2026-09-17 15:43:55 +02:00