mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 18:13:40 +02:00
This makes the Verilog backend handle the $connect and $input_port cells. This represents the undirected $connect cell using the `tran` primitive, so we also extend the frontend to support this.