luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
66b2fdc8e4246a9f4f7aaa2c2dd8db01fc4d2942
yosys/techlibs/intel_alm
T
History
Emil J. Tywoniak 8917baea67 Revert "intel: register bram celltypes" 
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-09-17 15:43:55 +02:00
..
common
Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
cyclonev
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
CMakeLists.txt
CMake: add missing dependency edges for synth_* passes.
2026-08-06 14:48:56 +00:00
synth_intel_alm.cc
Revert "intel: register bram celltypes"
2026-09-17 15:43:55 +02:00