Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 18:47:29 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
58367cd87a5d2bac1de81512f60939c080b3b9ef
yosys/techlibs
T
History
Clifford Wolf a92a68ce52 Using "via_celltype" in $mul carry-save-acc implementation
2014-08-18 14:30:20 +02:00
..
cmos
Added test comments to techlibs/cmos/cmos_cells.lib
2014-01-29 10:51:02 +01:00
common
Using "via_celltype" in $mul carry-save-acc implementation
2014-08-18 14:30:20 +02:00
xilinx
Renamed $lut ports to follow A-Y naming scheme
2014-08-15 14:18:40 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 2416ms Template: 376ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API