Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 17:38:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
39759d5f0ec9bfc0db3dd718cb035596da7f9668
yosys/techlibs/intel_alm
T
History
Eddie Hung 8fbb55f4ab synth_*: no need to explicitly read +/abc9_model.v
2020-05-14 10:33:56 -07:00
..
common
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
Makefile.inc
intel_alm: direct LUTRAM cell instantiation
2020-05-07 21:03:13 +02:00
synth_intel_alm.cc
synth_*: no need to explicitly read +/abc9_model.v
2020-05-14 10:33:56 -07:00
Powered by Gitea Version: 1.27.2 Page: 172ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API