luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/verific/README.md

392 B
Raw Blame History

Verific Test Cases

Disabled

  • import_warning_operator: no VHDL
  • mixed_flist: no VHDL
  • memory_semantics: relies on initial values being retained, which we do not want
  • rom_case: we need different behavior for multi-port memories
  • blackbox*: we need different behavior for parametrized blackboxes
  • chformal: relies on initial values being retained, which we do not want