This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-30 09:58:22 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
1202f7aa4bb0f9afde157ebc4701d64e7e38abd8
yosys
/
techlibs
/
common
T
History
Clifford Wolf
1202f7aa4b
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
..
blackbox.sed
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
Makefile.inc
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
pmux2mux.v
Added techlibs/common/pmux2mux.v
2014-01-17 20:06:15 +01:00
simcells.v
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
simlib.v
Bugfix in simlib.v for iverilog
2014-07-29 19:23:31 +02:00
techmap.v
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00