This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-29 17:38:17 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
1202f7aa4bb0f9afde157ebc4701d64e7e38abd8
yosys
/
techlibs
T
History
Clifford Wolf
1202f7aa4b
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
..
cmos
Added test comments to techlibs/cmos/cmos_cells.lib
2014-01-29 10:51:02 +01:00
common
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
xilinx
Added "make PRETTY=1"
2014-07-24 17:15:01 +02:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00