mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
4 lines
32 B
Verilog
4 lines
32 B
Verilog
module a #(p = 0)
|
|
();
|
|
endmodule
|