luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-05 19:36:55 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
nella/scl-cache-dir
yosys/techlibs/intel
T
History
Lofty dd4b6689e8 synth_intel: remove classic ABC mapping
2026-08-19 11:43:00 +01:00
..
common
End of file fix
2026-06-23 07:23:41 +02:00
cyclone10lp
End of file fix
2026-06-23 07:23:41 +02:00
cycloneiv
End of file fix
2026-06-23 07:23:41 +02:00
cycloneive
End of file fix
2026-06-23 07:23:41 +02:00
max10
End of file fix
2026-06-23 07:23:41 +02:00
CMakeLists.txt
CMake: add missing dependency edges for synth_* passes.
2026-08-06 14:48:56 +00:00
synth_intel.cc
synth_intel: remove classic ABC mapping
2026-08-19 11:43:00 +01:00