yosys/tests/liberty/XNOR2X1.lib.verilogsim.ok

7 lines
115 B
Plaintext

module XNOR2X1 (B, A, Y);
input B;
input A;
output Y;
assign Y = !(B&!A|!B&A); // "!(B&!A|!B&A)"
endmodule