luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,276 Commits 138 Branches 69 Tags 51 MiB
Commit Graph

2117 Commits

Author SHA1 Message Date
Emil J. Tywoniak dbc7e33908 rtlil: add CellAdderMixin for shared Cell adder interface between Module and Patch 2026-05-23 00:09:14 +02:00
Emil J. Tywoniak 770d74cc9b patch: GC comment 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak 89e5c4ccca test_patch total basics 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak 6f0be1b4e9 rtlil: allow friends to use Wire constructors with a factory token pattern 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak 3e6b740430 rtlil: allow friends to use Cell constructors with a factory token pattern 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak b3f605e0d2 patcher: start 2026-05-23 00:07:39 +02:00
Emil J. Tywoniak 72b60b6cef signorm: safer indexing if broken invariant 2026-05-22 18:41:50 +02:00
Emil J. Tywoniak b9eae3f64b rtlil: publish signorm fanout 2026-05-22 18:41:49 +02:00
Emil J. Tywoniak 5dce475325 signorm: add timers 2026-05-22 18:40:16 +02:00
Emil J. Tywoniak 5de8452b57 rtlil_bufnorm: fix setup_driven_wires constant handling on unknown port direction 2026-05-22 18:40:16 +02:00
Emil J. Tywoniak e73b828e07 rtlil_bufnorm: more xlog 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 7905df89f3 rtlil: fix cloneInto in signorm 2026-05-22 18:40:01 +02:00
Emil J. Tywoniak 754709aa01 rtlil: sigNormalize Module when added to Design in signorm mode 2026-05-22 18:40:00 +02:00
Emil J. Tywoniak 5355a1739e rtlil_bufnorm: more xlog 2026-05-22 18:39:42 +02:00
Emil J. Tywoniak d7b6f1c095 rtlil_bufnorm: ignore timing info harder 2026-05-22 18:39:42 +02:00
Emil J. Tywoniak 5e313a19a0 ffmerge: initvals signorm compatibility fixup 2026-05-22 18:39:05 +02:00
Emil J. Tywoniak eb6dd47bd6 timinginfo: special-case $specify2 in signorm invariant 2026-05-22 18:39:04 +02:00
Emil J. Tywoniak 7382be6962 ff: add FfDataSigMapped 2026-05-22 18:38:37 +02:00
Emil J. Tywoniak b42136aa8c signorm: remove $input cells when leaving 2026-05-22 18:37:58 +02:00
Emil J. Tywoniak d541def612 signorm: skip const when fixing fanout 2026-05-22 18:37:58 +02:00
Emil J. Tywoniak 422a505435 satgen: support $connect 2026-05-22 18:37:58 +02:00
Emil J. Tywoniak fb03a34277 rtlil: add dump_sigmap for hacky signorm debugging 2026-05-22 18:37:58 +02:00
Emil J. Tywoniak 6b06869242 timinginfo: disable output wire check due to signorm 2026-05-22 18:37:56 +02:00
Emil J. Tywoniak 6d08c53429 rtlil: forbid rewrite_sigspecs in signorm 2026-05-22 18:37:13 +02:00
Emil J. Tywoniak e5266d0fbc ff: fixup initvals with signorm direct drive wire if it's created, not old driven wire 2026-05-22 18:37:13 +02:00
Emil J. Tywoniak af48c1cdfb rtlil: fix zero width SigSpec crash in signorm setPort unsetPort 2026-05-22 18:37:13 +02:00
Emil J. Tywoniak e6515cfd93 rtlil_bufnorm: fix cell deletion deferral bug 2026-05-22 18:37:13 +02:00
Emil J. Tywoniak 8c4816c802 mem: fix signorm cell type morph 2026-05-22 18:37:13 +02:00
Jannis Harder 423c8be71b WIP half broken snapshot 2026-05-22 18:37:11 +02:00
Jannis Harder 30505c2cd6 WIP remove dead code 2026-05-22 18:34:52 +02:00
Emil J. Tywoniak 0c2786be1f threading: make no-op locks specialized to Mutex instead of templates 2026-05-18 16:26:14 +02:00
Emil J. Tywoniak 1c831aa50d threading: whitespace 2026-05-18 16:26:14 +02:00
Emil J. Tywoniak d322e2fbe0 threading: redirect locks to no-op when ENABLE_THREADS=0 or undefined YOSYS_ENABLE_THREADS 2026-05-18 16:14:01 +02:00
Miodrag Milanovic 75dcbe03c6 Convert RTLIL::unescape_id of IdString to unescape() 2026-05-16 19:49:45 +02:00
Miodrag Milanovic 8bbc3c359c Remove id2cstr uses in our code base 2026-05-16 19:49:45 +02:00
Miodrag Milanović 1d87cefd80
Merge pull request #5882 from YosysHQ/std_cpp20 
Bump required standard to C++20
 2026-05-15 13:13:43 +00:00
Miodrag Milanović 36eceed720
Merge pull request #5862 from codexplorer-fish/cleaning-up-log-id 
Cleaning up log_id()
 2026-05-15 11:07:43 +00:00
Miodrag Milanovic 70b17181b4 Bump gcc and clang versions 2026-05-14 10:51:40 +02:00
Miodrag Milanovic 105011a53b Zero array for for MSVC 2026-05-13 12:05:13 +02:00
Miodrag Milanovic 1ef6311e5b Update documentation and few more defines 2026-05-13 11:24:45 +02:00
Miodrag Milanovic 1e28e8ccab Handle unused variable for WIN32 2026-05-13 09:49:39 +02:00
Emil J. Tywoniak 74efc883c7 threading: temporarily cast to void unused stuff, until we rework single-threaded builds again 2026-05-12 23:16:43 +02:00
Emil J. Tywoniak 4eb1c61bd5 hashlib: error on unused containers 2026-05-12 12:51:41 +02:00
Codexplorer e41b969da2 Refactored uses of log_id() 2026-05-08 20:59:24 -07:00
Codexplorer 89d83a3410 Logging now handles classes with an IdString "name" member 2026-05-08 16:30:25 -07:00
Lofty ab316c14d2
Merge pull request #5844 from YosysHQ/lofty/abc-refactor-5 
abc_new: integration testing via synth_gatemate
 2026-05-06 13:40:15 +00:00
Lofty de1dd3b1c5 add aiger2_zbuf to constids 2026-05-06 14:03:07 +01:00
bin 5dfe1937a0 Upgrade to WASI SDK 33 and enable exceptions 2026-05-01 13:30:43 -04:00
Emil J 627b691578
Merge pull request #5831 from stashcroft/main 
Make sure co-simulation only uses integer arithmetic
 2026-04-27 14:03:58 +00:00
Emil J ec0a102302
Merge pull request #5832 from YosysHQ/emil/simple-extract 
rtlil: rewrite SigSpec::extract for perf and packing
 2026-04-24 19:03:53 +00:00