luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
18,230 Commits 130 Branches 68 Tags 55 MiB
Commit Graph

18230 Commits

Author SHA1 Message Date
Alain Dargelas e9b7db0a4a Selective boolopt 2024-11-25 15:22:16 -08:00
Alain Dargelas b2587f5e68 Selective boolopt 2024-11-25 15:19:35 -08:00
Alain Dargelas e8e25b4cea Selective boolopt 2024-11-25 15:18:22 -08:00
Alain Dargelas 10bad88bdb Selective boolopt 2024-11-25 15:15:35 -08:00
Alain Dargelas 13915dee96 Selective boolopt 2024-11-25 15:14:14 -08:00
Alain Dargelas cec4302ac4 Selective boolopt 2024-11-25 15:10:52 -08:00
Alain Dargelas c32d0a412c Selective boolopt 2024-11-25 15:08:42 -08:00
KrystalDelusion 1e0e367aed
test-compile: Drop back to gcc-13 2024-11-26 10:18:09 +13:00
KrystalDelusion 6ff5823d6a
test-compile: Use clang-18 and gcc-14 
The 'newest' compilers are actually not all that new, they're just the default for the image.  Instead provide explicit versions.
 2024-11-26 09:59:52 +13:00
Akash Levy e9b0f73cb3 Add blackbox to SMALL 2024-11-25 07:07:18 -08:00
Miodrag Milanović 29e8812bab
Merge pull request #4724 from YosysHQ/micko/blackbox_verific 
verific: fix blackbox regression and add test case
 2024-11-25 15:06:54 +01:00
Miodrag Milanović 9512ec4bbc
Merge pull request #4764 from YosysHQ/micko/verific_vhdl_assert 
verific : VHDL assert DFF initial value set on Verific library patch
 2024-11-25 15:06:36 +01:00
Akash Levy c3d6821f7d Removing compiler warnings and errors 2024-11-22 20:04:39 -08:00
George Rennie 8148ebd1ad docs: document that assigns must come before switches in case rules 2024-11-21 22:41:13 +01:00
George Rennie 4a057b3c44 read_rtlil: warn on assigns after switches in case rules 2024-11-21 22:41:13 +01:00
Akash Levy 70f7778560
Merge pull request #27 from alaindargelas/main 
Loop info
 2024-11-21 11:31:55 -08:00
Alain Dargelas 97f5ef2056 indent 2024-11-21 11:31:36 -08:00
Alain Dargelas dc9d61ed61 Loop info 2024-11-21 11:24:00 -08:00
Alain Dargelas 179bd25235 Loop info 2024-11-21 11:23:13 -08:00
Alain Dargelas dde6a8d8f1 Loop info 2024-11-21 11:20:40 -08:00
Akash Levy a6874db257 Update Yosys 2024-11-21 10:58:17 -08:00
Miodrag Milanovic d6bd521487 verific : VHDL assert DFF initial value set on Verific library patch side 2024-11-21 13:43:26 +01:00
Akash Levy 52a1493548 Naming improvements 2024-11-21 03:29:35 -08:00
Akash Levy f855b39dbb
Merge branch 'YosysHQ:main' into main 2024-11-21 00:34:49 -08:00
Akash Levy 519789be09 Update Verific 2024-11-20 22:26:10 -08:00
Akash Levy bbbc292209 Smallfixes 2024-11-20 21:10:58 -08:00
Akash Levy 08ff023510 Naming fix for ff.cc 2024-11-20 20:59:04 -08:00
Akash Levy b9456acdd1 Remove unused and_cell 2024-11-20 20:36:39 -08:00
Akash Levy 6a7e2d2572 Beginnings of UPF support 2024-11-20 20:36:29 -08:00
Akash Levy 2b39770f57 Update flags to be better 2024-11-20 20:36:12 -08:00
github-actions[bot] 4b3c03dabc Bump version 2024-11-21 00:21:49 +00:00
George Rennie 18b616578a pyosys: catch boost::python::error_already_set 
* This catches exceptions from internal passes, printing them in a
  readable manner where the user would otherwise see an unspecified
  boost exception
 2024-11-20 17:54:11 +01:00
Emil J 5b6baa3ef1
Merge pull request #4744 from YosysHQ/emil/clockgate-liberty 
clockgate: add -liberty
 2024-11-20 15:04:00 +01:00
Martin Povišer 53a4ec375b
Merge pull request #4762 from georgerennie/george/fix_read_ilang_test 
tests: replace read_ilang with read_rtlil
 2024-11-20 14:58:16 +01:00
George Rennie 9043dc0ad6
tests: replace read_ilang with read_rtlil 
* #4612 was written before read_ilang was deprecated but merged after so caused test failures. This switches read_ilang to read_rtlil
 2024-11-20 14:54:23 +01:00
Emil J 56b80bdd22
Merge pull request #4448 from georgerennie/shiftadd_gating 
peepopt shiftadd: Only match for sufficiently small constant widths
 2024-11-20 13:34:09 +01:00
Emil J da8c8b4fd0
Merge pull request #4701 from georgerennie/george/pyosys_noreturn_attrs 
pyosys generator: ignore attributes
 2024-11-20 13:33:33 +01:00
Emil J cc17d5bb70
Merge pull request #4612 from georgerennie/george/opt_demorgan_zero_width 
opt_demorgan: skip zero width cells
 2024-11-20 13:33:16 +01:00
Emil J 18459b4b09
Merge pull request #4614 from georgerennie/george/opt_reduce_cell_width 
opt_reduce: keep at least one input to $reduce_or/and cells
 2024-11-20 13:33:04 +01:00
Emil J 88abc4c20f
Merge pull request #4755 from pepijndevos/cells_xtra 
Gowin: add GW2A and GW5A cells
 2024-11-20 13:32:30 +01:00
Martin Povišer 7ebe451f9a
Merge pull request #4714 from georgerennie/george/proc_dff_bug_multiple_sigs 
proc_dff: fix early return bug
 2024-11-20 13:26:32 +01:00
Martin Povišer 1184418cc8
Merge pull request #4739 from hzeller/feature-20241113-stdlib-for-abort 
Include stdlib.h for `abort()`
 2024-11-20 10:19:31 +01:00
Akash Levy 06c87f6a2d Smallfix 2024-11-19 17:42:36 -08:00
Krystine Sherwin e649c1a8e1
Docs: Accept empty string for release envvar 2024-11-20 12:31:12 +13:00
Krystine Sherwin 44b68fb498
Docs: Add check for envvar to disable todos 2024-11-20 12:18:17 +13:00
Akash Levy c768589b5d
Merge pull request #25 from alaindargelas/fix_bus_reconstruct_assert 
Fix bus reconstruct assert
 2024-11-19 10:42:07 -08:00
Alain Dargelas 93df7e095f Remove copy in submod 2024-11-19 09:35:07 -08:00
Alain Dargelas 123e038198 Print area always 2024-11-19 09:28:52 -08:00
Alain Dargelas b2d18cb85d Fix for partially unconnected busses 2024-11-18 22:21:28 -08:00
Alain Dargelas 501898df00 Indentation 2024-11-18 18:55:26 -08:00