luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 11:29:42 +02:00
Code Issues Packages Projects Releases Wiki Activity
10,284 Commits 155 Branches 70 Tags
06141db233b9c8e2d4eaee678f8c43a1d7648bc7
Commit Graph
1 Commits
Author SHA1 Message Date
Udi Finkelstein 536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00