luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
12,782 Commits 140 Branches 70 Tags 82 MiB
Commit Graph

4 Commits

Author SHA1 Message Date
Martin Povišer a47c2aaa97 fixup! quicklogic: Add missing `RAM_INIT` param on TDP36K sim model 2023-11-30 10:18:48 +01:00
Martin Povišer 6066115d5b quicklogic: Add missing `RAM_INIT` param on TDP36K sim model 2023-11-29 11:04:34 +01:00
N. Engelhardt 7c0dbc8822 change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-11-27 12:05:52 +01:00
N. Engelhardt 688455ef69 add qlf_k6n10f architecture + bram inference 
(Copied from QuickLogic Yosys plugin repo)
 2023-11-27 12:05:45 +01:00