luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity
17,204 Commits 140 Branches 70 Tags
krys/cmake_docs
Commit Graph
3 Commits
Author SHA1 Message Date
N. Engelhardt 378864d33b bound attributes: handle vhdl null ranges 2024-12-12 11:42:39 +01:00
N. Engelhardt 03033ab6d4 add more tests for bounds attributes, fix attributes appearing in verilog 2024-12-11 16:11:02 +01:00
Roland CoeurjolyandN. Engelhardt bdc43c6592 Add left and right bound properties to wire. Add test. Fix printing 
for signed attributes

Co-authored-by: N. Engelhardt <[email protected]>
Co-authored-by: Roland Coeurjoly <[email protected]>
 2024-09-10 12:52:42 +02:00