luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity
14,678 Commits 140 Branches 70 Tags
emil/quicklogic-dspv1-extra-fracturable-model
Commit Graph
3 Commits
Author SHA1 Message Date
Clifford Wolf 50f22ff30c Renamed some of the test cases in tests/simple to avoid name collisions 2014-07-25 13:01:45 +02:00
Clifford Wolf 56432a920f Added defparam support to Verilog/AST frontend 2013-07-04 14:12:33 +02:00
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00