luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity

WIP

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-07-17 23:48:54 +02:00
parent 2c107f19e8
commit f7d40cf1a8
3 changed files with 5 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
backends/aiger/xaiger.cc
+3
View File
@@ -187,6 +187,9 @@ struct XAigerWriter
TimingInfo timing;
for (auto cell : module->cells()) {
if (cell->type.in(ID($input_port), ID($output_port), ID($public)))
continue;
if (!cell->has_keep_attr()) {
if (cell->type == ID($_NOT_))
{
tests/arch/analogdevices/dsp_abc9.ys
+1 -1
View File
@@ -37,5 +37,5 @@ verilog_defaults -add -D ALLOW_WHITEBOX_DSP48E1
synth_analogdevices
techmap -autoproc -wb -map +/analogdevices/cells_sim.v
opt -full -fine
select -assert-count 0 t:* t:$assert %d
select -assert-count 0 t:* t:$assert %d t:$*_port %d t:$public %d
sat -verify -prove-asserts
tests/arch/xilinx/dsp_abc9.ys
+1 -1
View File
@@ -37,7 +37,7 @@ verilog_defaults -add -D ALLOW_WHITEBOX_DSP48E1
synth_xilinx -abc9
techmap -autoproc -wb -map +/xilinx/cells_sim.v
opt -full -fine
select -assert-count 0 t:* t:$assert %d
select -assert-count 0 t:* t:$assert %d t:$*_port %d t:$public %d
sat -verify -prove-asserts