luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

opt_expr: fix invert_map

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-09-17 14:13:57 +02:00
parent 41d4c1da36
commit db1b0ee8a2
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/opt/opt_expr.cc
+2 -1
View File
@@ -400,7 +400,8 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
auto dirty_cells = module->dirty_cells(timestamp);
for (auto cell : dirty_cells) {
// TODO this could be cheaper
for (auto cell : module->cells()) {
if (design->selected(module, cell) && cell->type[0] == '$') {
if (cell->type.in(ID($_NOT_), ID($not), ID($logic_not)) &&
GetSize(cell->getPort(ID::A)) == 1 && GetSize(cell->getPort(ID::Y)) == 1)