luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

gowin: replace positional arguments in cells_sim.v with named

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-09-17 15:43:54 +02:00
parent b632f6dc3d
commit d2c99efa2a
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/gowin/cells_sim.v
+4 -4
View File
@@ -121,7 +121,7 @@ module MUX2_LUT5 (O, I0, I1, S0);
(S0 => O) = (486, 680);
endspecify
MUX2 mux2_lut5 (O, I0, I1, S0);
MUX2 mux2_lut5 (.O(O), .I0(I0), .I1(I1), .S0(S0));
endmodule
module MUX2_LUT6 (O, I0, I1, S0);
@@ -135,7 +135,7 @@ module MUX2_LUT6 (O, I0, I1, S0);
(S0 => O) = (478, 723);
endspecify
MUX2 mux2_lut6 (O, I0, I1, S0);
MUX2 mux2_lut6 (.O(O), .I0(I0), .I1(I1), .S0(S0));
endmodule
module MUX2_LUT7 (O, I0, I1, S0);
@@ -149,7 +149,7 @@ module MUX2_LUT7 (O, I0, I1, S0);
(S0 => O) = (478, 723);
endspecify
MUX2 mux2_lut7 (O, I0, I1, S0);
MUX2 mux2_lut7 (.O(O), .I0(I0), .I1(I1), .S0(S0));
endmodule
module MUX2_LUT8 (O, I0, I1, S0);
@@ -163,7 +163,7 @@ module MUX2_LUT8 (O, I0, I1, S0);
(S0 => O) = (478, 723);
endspecify
MUX2 mux2_lut8 (O, I0, I1, S0);
MUX2 mux2_lut8 (.O(O), .I0(I0), .I1(I1), .S0(S0));
endmodule
(* abc9_flop, lib_whitebox *)