luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed typo in error message

Browse Source
This commit is contained in:
Andrew Zonenberg
2017-08-14 10:45:40 -07:00
parent 0a6c702c41
commit c205d571df
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/greenpak4/cells_sim_digital.v
+1 -1
View File
@@ -80,7 +80,7 @@ module GP_COUNT14(input CLK, input wire RST, output reg OUT);
"BOTH": begin
initial begin
$display("Both-edge reset mode for GP_COUNT8 not implemented");
$display("Both-edge reset mode for GP_COUNT14 not implemented");
$finish;
end
end