luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

removed comma

This commit is contained in:
williamzhu17 2025-05-08 17:39:16 -07:00
parent 8d20ed0637
commit b265ea9dcf
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/silimate/opt_balance_tree.ys
View File

@ -127,7 +127,7 @@ module top (
input wire b,
input wire c,
input wire d,
output wire [3:0] x,
output wire [3:0] x
);
assign x[0] = a & b;
assign x[1] = x[0] & c;